w
waleed_ee

Waleed Hassan

@waleed_ee

FPGA Design VHDL Verilog MATLAB and Python

Pakistán
Inglés, Urdu
Parte de la información aparece en idioma inglés.
Sobre mí
I design and verify digital hardware — RTL in VHDL and Verilog, with testbenches that prove the design actually works. My work covers combinational and sequential logic, finite state machines, UART/SPI controllers, datapaths and processor cores. I recently built a 5-stage pipelined RISC-V processor in VHDL with configurable branch prediction, verified against a Python reference model. Clean, commented, synthesizable code, plus simulation waveforms so you can see it run. Message me your spec before you order and I'll tell you honestly whether I can do it.... Lee más

Habilidades

w
waleed_ee
Waleed Hassan
desconectado • 
Tiempo medio de respuesta: 1 hora

Revisa mis servicios

Sistemas integrados e IoT
I will write vhdl verilog rtl code with testbench and vivado simulation