p
poornachandra_r

Poorna

@poornachandra_r
India
Inglés
Parte de la información aparece en idioma inglés.
Sobre mí
I'm a freelance VLSI engineer with experience in digital design, RTL coding, and functional verification for ASIC and FPGA projects. I specialize in end-to-end hardware development, from architecture design to verification and synthesis, with strong expertise in Verilog, SystemVerilog, UVM, and industry-standard EDA tools like Synopsys, Cadence, and Mentor Graphics. Whether you need support with RTL design and testbench creation ... Lee más

Habilidades

p
poornachandra_r
Poorna
desconectado • 

Revisa mis servicios

Programación y tecnología
I will do rtl design and verification using verilog, systemverilog