FPGA and RTL Design Engineer with hands-on experience in Xilinx Zynq RFSoCs, RISC-V processor design, and SystemVerilog verification. I've built multicycle and pipelined processors from scratch, worked with RF Data Converters for S-band signal processing, and verified designs using UVM, QuestaSim and Cadence. Currently a Research Affiliate at GIST University, South Korea. I work with clients who need serious hardware engineering done right.
... Lee más