I will do projects on system verilog, vhdl, dld, verilog, riscv

Parte de la información aparece en idioma inglés.
4.3
4.3

Pakistán

Hablo Urdu, Inglés

5 pedidos completados

I am an experienced electrical and hardware engineer with a strong background in power systems, hardware design, and verification. I specialize in SystemVerilog and have worked on projects involving m...
Acerca de este Servicio

Primary package offers SystemVerilog coding and verification for basic combinational circuits such as logic gates, multiplexers, and encoders. Ideal for those needing quick, efficient designs that do not involve memory or sequential elements.


Secondary package covers SystemVerilog coding and verification for sequential circuits like flip-flops, counters, and finite state machines (FSMs). Its suited for projects involving time-dependent processes or memory elements, with robust testing to ensure proper operation.


Premium package is for advanced projects focusing on designing and verifying processors or custom cores. It includes complex modules, integration of combinational and sequential elements, and advanced verification, ensuring the design is ready for FPGA implementation.

Plataforma:

Otros

Experiencia:

Depuración de código

Optimización de SoC

pruebas

Reseñas

1 comentarios sobre este Servicio
4.3

(0)
(1)
(0)
(0)
(0)
Desglose de calificaciones
  • Nivel de comunicación del Freelancer
    5
  • Calidad de la entrega
    4
  • Valor de la entrega
    4
Ordenar por
Más relevante
  • A

    ahmwak24680

    IL

    Israel

    4.3

    professional , and very honest

    USD50-USD100

    $

    3 semanas

    Tiempo

    Útil?
    No
Reseñas

1 comentarios sobre este Servicio
4.3

(0)
(1)
(0)
(0)
(0)
Desglose de calificaciones
  • Nivel de comunicación del Freelancer
    5
  • Calidad de la entrega
    4
  • Valor de la entrega
    4
Ordenar por
Más relevante
  • A

    ahmwak24680

    IL

    Israel

    4.3

    professional , and very honest

    USD50-USD100

    $

    3 semanas

    Tiempo

    Útil?
    No