l
laveeza_fatima

Laveeza Fatima

@laveeza_fatima

Embedded Systems, System Verilog, VHDL

Pakistán
Inglés, Urdu
Parte de la información aparece en idioma inglés.
Sobre mí
I work in digital design and verification, where I use SystemVerilog and UVM daily. I've designed and verified several projects using SystemVerilog and UVM, along with several Arduino-based embedded systems projects for my coursework. I help clients debug and fix SystemVerilog/Verilog code and projects, with a clear written explanation of what was wrong and how it was fixed so you're not just getting a fix, you understand it. Fast, reliable turnaround.... Lee más

Habilidades

l
laveeza_fatima
Laveeza Fatima
desconectado • 
Tiempo medio de respuesta: 1 hora

Revisa mis servicios

Sistemas integrados e IoT
I will debug your systemverilog verilog code with clear explanations